With the coalescence of the advanced technologies such as powerful processors, fast networks, and concurrent programming, it is possible to begin to challenge traditional avionics architectures used for navigation and flight control, particularly on UAV platforms. Timing uncertainty in data delivery and computational rates is a challenge in these new architectures. This paper looks specifically at variance task computational rates. A control application is decomposed into tasks, which are managed by a scheduler. This paper demonstrates that it is possible to move task scheduling from a design-time activity to a runtime activity. This paper outlines the design of state-based schedulers to adjust the computational update periods of periodic tasks. The schedulers are shown to produce performance results comparable with static schedulers but with substantially lower processor utilization. Moreover, the processor utilization is dynamic and responds to the system based on specified system performance metrics.
Nomenclature
, , α β γ = P function parameters e = time required by the processor to execute the associated task s P = P function specified performance su P = upper-bound on specified performance k P = system performance at time k t τ = update period of a task 0 τ = nominal update period i = parameter subscript denoting i th task SBS = state-based scheduling
I. Introduction
HREE technology advancements are coalescing with potential to have enormous impact on how flight control systems are implemented in the future: a) powerful processors, b) fast networks, and c) concurrent programming (Ref. 1). Individually each technology has been stable and advancing for years, but collectively, they could have a profound impact on control application design and development. These technologies will initially find applicability in UAV platforms where the risk to human safety is minimal. The implications of fast networks are simpler network topologies and increased capacity to support more sensors, actuators, and other devices on a single network. The down side is the introduction of unpredictable timing due to network sharing. To complement the advances in networking, current commodity CPUs offer substantial increases in computing capacity over their predecessors. The benefit of this increased processing power is the capability to develop more complex control applications. On the downside, again, there is the issue of unpredictable timing from features such as prefetching, pipelining, direct * Graduate Student. AIAA Student Member. gidado-yisa_immanuel@aerospace.gatech.edu † Lockheed Martin Assistant Professor of Avionics Integration. AIAA Member. eric.johnson@ae.gatech.edu T memory access, caching, and multicore. There is a need for new architectures that can accommodate with variations in data flow rates and computational update rates. The requirements to handle timing variations are also being driven from a new class of micro-vehicles and mini-UAVs with limited resources such as small power sources, requiring the processor operate at slower speeds or even in a sleep mode.
These requirements are being driven by cost and availability considerations: it may be more desirable to select commercialoff-the-shelf (COTS) hardware components for building control platforms. For deployment, maintenance, or scalability considerations, control application architecture may dictate connected components on networks with inherent transport delay.
The problem of non-determinism in data flow rates, computational processing rates is addressed explicitly by Network Control System (NCS) architectures which have control systems running over a networks like Ethernet (Ref. 2) . NCS must explicitly take into account delay that may be introduced into a system due to congestion of networks, and low level packet (data) collision.
These non-deterministic timing issues are manifested in the Network / Hardware layers of the computing stack shown in Figure 1 . Timing issues also appear in the Control Application layer either explicitly in the design of the controller or implicitly through modeling of the physical system. In addition, the control application is decomposed into logical tasks, each of which has its own timing specifications. Sandwiched between Network / Hardware and the Control Application layers is the Operating System (OS) layer. The OS may also be a source of unpredictable timing behavior, depending on the way that it implements multitasking.
A natural response to the accumulation of these timing issues is to begin to address them all within a single framework. Since the characteristic issue in each layer of the computing stack is non-deterministic timing, one of the key objectives of a new framework is to ensure robustness of the control application, and physical system, in the face of timing uncertainty. From a system's engineering perspective, uncertainty may be addressed through modeling the uncertainty and utilizing adaptive, robust controller design.
An alternative approach is to address uncertainty at the (computational) control application level. With the greater processing power of today's CPU, the available computational power can be utilized to address these timing issues. In this paper, the alternative approach is targeted to utilizing the task scheduling facility provided by the OS layer to overcome some of the timing uncertainties.
The fundamental motivation behind this work is to try to address the claim that avionics systems must necessarily hard-real-time systems (Ref. 3) . The motivation for this claim is that aerial vehicles must meet all scheduled task deadlines to avoid catastrophic failure. This is based on the current way that traditional control design is implemented, where control design establishes the timing very early on in the design process.
It is possible to relax these constraints so that timing constraints are not static; in other words, explicitly allow timing to be an additional parameter over which we have control in real-time. The goal then is to utilize this timing parameter in an efficient and optimal way. Traditionally, controller design does not influence timing because of its very strong coupling to system stability and performance. In view of this, this problem space is approached with a bit of zeal as well as caution, understanding that a good solution demands rigorous stability analysis to have practical use. This paper represents an initial foray into this new problem space, such that rigor of formal stability and feasibility analysis is deferred for subsequent publications.
In this paper, a new class of dynamic, state-based scheduling schedulers is introduced. With this approach, state-based requirements provide an abstraction for encoding stability and performance characteristics into the tasks themselves. The goal of this paper is to demonstrate the feasibility of state-based schedulers for control applications, by showing that state-based schedulers significantly reduce processor load with minimal sacrifice to system performance.
II. Timing and Flow
Timing is crucial in avionics systems where safety of crew depends on precise execution of flight control systems. Nevertheless, delays are inevitable. Typically, provision for delays is made in the control design, in the selection of sampling rates, in the design of networks, and in the implementation of task scheduling within a control application. Throughout this process, critical timing is observed in the real-time operating systems where missed task schedules are unacceptable, and can lead to poor system performance and instability. On the other hand, accommodation for timing uncertainties throughout the design process can lead to conservative sampling rates and task schedules further leading to inefficient use of the processor. This timing uncertainty can be re-classified into data flow rates and computational rates. In the control application there are three primary rates of importance: sensor data flow rates, command data flow rates, and task computational rates. The terminology "timing nondeterminism" suggests that timing variations are considered abnormal to the system, whereas the new classifications connote design that accommodates rate variance. That is the desire, to accommodate rate variance.
Traditional implementations of control applications use a fixed computational rate. We refer to this rate as the nominal computational rate (or nominal computational period 0 τ ). This computational rate is tied to the sample rates of other data-providing components (i.e. sensors) within the system. In the case where an application operates outside the nominal rate (and sample rates), problems arise such as aliasing and phase lag. In general, applications are not designed to operate outside the nominal computational rate; such variation requires changes to the design itself.
Applications may be decomposed into tasks. The computation period of a task is denoted by τ . The primary attribute of a task is its execution time e: the amount of time required of the processor to execute the task to its completion. The value of e is fixed and is determined by the structure of the task. 0 τ and e constrain τ such that the upper limit on the computational rate given by
III. Scheduling
The purpose of a scheduler for an operating system (OS) is to sequentially allocate a set of tasks (called a schedule) for execution by a processor. The scheduling algorithm is responsible for determining this. A scheduler generates a plan (a schedule) that specifies when tasks are to be executed using task timing requirement constraints. Static scheduling is one of the most common types of scheduling, where its schedules are generated at design-time. The drawback of this scheduler is that changes to the schedule incur a high cost, namely, the cost of redesign. On the other hand, dynamic scheduling generates schedules based on timing constraints. Examples in this class of schedulers include rate-monotonic, earliest-deadline first, and earliest due-date scheduling.
A schedule is said to be feasible if all the tasks can be completed according to a set of specified constraints. A typical task timing constraint is that the task must complete before its deadline. If a task -failing to complete before its deadline -may cause catastrophic failure to the system, then the task is considered hard; otherwise, the task is considered soft. Real-time operating systems for flight control systems are usually classified as hard because the tasks that comprise the control application are hard. It is this hard scheduling that leads to conservative schedules.
Dynamic schedulers generate schedules based on minimization of some performance metric. Typical metrics include average task response time, the total task completion time, the weighted sum of completion times, or the maximum lateness. All these metrics are based on timing constraints. The goal of state-based scheduling is to augment traditional schedulers and generate schedules based on system state.
IV. Task Performance Characteristics
The performance characteristic arises out of the need to relate task performance with the task update period. Ref. Figure 3 , even though Figure 3 was generated from a different set of control tasks using metrics similar to Ref. 4 . For this reason, the performance curve is referred to as characteristic performance for a task. It has been observed that characteristic performance is similar for similar for certain classes of control tasks with similar performance metrics.
A. The P function
The form of the performance from Figure 3 may be modeled as
where β is the update period at which instability occurs, τ is the task update period, γ is a bias, and α is the degradation factor. Greater values of α represent increased performance degradation. In this paper Eq. (2) is referred to as a P function. In the case of continuous update 0 τ = , the P function (with 0 γ = ) reduces to the zero performance. The maximum update period for this task occurs at τ β = , for which P is unbounded, in other words, the update period is limited by τ β < (3) The parameter α determines how quickly performance degrades for a given update period. The P function provides a simple parameterized function of the performance.
The purpose of a P function is to characterize the system performance as influenced by the associated task. Given performance, 1 P − should map to an update period; the mapping should be one-to-one, continuos, and monotonically increasing. (0) 0 P = , meaning that there is zero performance impact in the continuos-time scenario. In the case where (0) 0 P ≠ , the bias to P is captured in γ .
In cases where performance has not been characterized analytically, it can be simpler to utilize a P function. Usage of the P function is currently restricted to performance measures based on static equilibrium of the system. To use the P function in scheduler design, first identify the stability boundary β . Then select the parameter α which be used as a weighting factor in scheduler design.
V. Scheduler Design
The design of an SBS is based on balancing the performance function with the processor load. The load on the system is defined as the percentage of time that the processor is utilized in processing a set of tasks. It is assumed that all tasks are periodic. For the purposes of simplifying the analysis, we ignore the load contributed by the scheduling algorithm. In general, the contribution by the scheduler is not insignificant, and should not be disregarded.
Consider a set of tasks where a particular task performance characteristic is not coupled to the update rate of any other task -these are termed an uncoupled tasks. Uncoupled tasks may be scheduled using decoupled scheduling which schedule each task independently of others (as long as the processor is not over allocated). If the tasks are coupled, then the alternative to decoupled scheduling, is aggregate scheduling, where the scheduling algorithm considers the average task performance in developing a schedule.
A. Decoupled Scheduling Algorithm
For decoupled tasks, determination of update rate depends only on the task and the associated task performance. The input to the scheduler is the system performance k P at time k t . The performance P in Eq (2) is specified based on the concept of allowable performance. At design time the upper bound on specified performance su P is selected. At run-time, the scheduler utilizes the allowable performance given by su k P P P = − . When the system performance 0 k P = , then the allowable P takes its full possible value, enabling the scheduler to select increased update periods; conversely, when the system performance is high, then P takes on lower values, restricting the schedule to a set of smaller update periods. With allowable performance and 0 γ = , the schedule { } i τ for decoupled tasks is derived from Eq. (2) as
B. Aggregate Scheduling Algorithm
Consider the set of n tasks with the set of update periods { } τ i . The goal of an aggregate scheduler is to identify a feasible schedule that yields the least processor load for specified performance. The load that a single task contributes to the processor is given by e τ . The cost index based on total processor load for the given schedule is,
The processor cannot have more than a full load, which implies the constraint 1 J < illustrated in Figure 4b . Let i P represent the performance of task i, as modeled with a P-function, then the fixed-performance constraint is given by,
with the assumption that 0 γ = and where s P is the specified performance. The schedule that yields the minimum load is determined by the extremum of
Since the update period for task i is constrained by Eq. (3), Eq. (7) is restricted to using the positive root, which results in
The n update rates of Eq. (8) together with constraint (6) are used to solve for the schedule { } τ i .
With the assumption that the contribution of the scheduler to processor load is ignored, the scheduler calculates a new schedule during each nominal update period 0 τ .
The advantage of this aggregate scheduling is its simplicity; however, the drawback is the generation of conservative schedules. Conservative schedules are generated because the update periods are dependent on only the multiplier λ , which ensures that each i τ maintains the same fixed proportions to the other update rates. Though outside the scope of this paper, utilizing the weighting factor α at runtime will help to reduce the conservativeness of schedules.
VI. Results
To demonstrate the effects of the scheduler, simplified second-order systems, loosely based on linear helicopter model were chosen. First, baseline performance is determined for the static scheduling case. Decoupled and aggregate schedulers are demonstrated. 
A. Example Problem
Helicopter UAVs make good test platforms because they allow for complex dynamics and maneuvers, while mitigating the high risk of loss-of-human-life. A linear model of a helicopter may be reliably represented with eight states (Ref. 5): 3 body axis velocities, 3 inertial angular rates, and euler roll and pitch attitude angles. This model represents linearized dynamics about hover. Without the damping associated with the Bell-Hiller stabilizer bar, there can be unstable lateral and longitudinal phugoid modes.
The emphasis in this paper is on scheduling. To that end, three subsystems were selected from the model, and vastly simplified in order to emphasize the results of the schedulers. Three decoupled, second-order subsystems were selected, two stable, while the third was made unstable. Proportional plus derivative controllers were developed for each subsystem via pole-placement. Performance is based on the tracking error.
The simulation scenario considered in this paper is the motion away from static equilibrium to different commanded inputs in each subsystem. The command inputs do not represent any particular flight scenario. For the three tasks, the largest load that the processor can attain is 0.3, representing 30% utilization.
B. Static scheduling
Static schedules are developed at design time, and do not change during the course of flight. For this specific example the RMS performance is 0.276 and the average processor load is 0.3.
C. Decoupled Scheduling
The moving-average load for decoupled scheduling is shown in Figure 5a . The scheduler lowers the update period and increases load in response to system velocity changes. In this scenario, since only one decoupled task is affected at any given time, even when the load spikes, the load never reaches the load of 0.3 for the static scheduling scenario.
Decoupled scheduling resulted in RMS performance of 0.279, which is only a 1% increase over the static scheduling performance. On the other hand, the processor load averaged 0.09 representing a 70% reduction from the static scheduling result. By adjusting the task update rates, it is possible to significantly recoup processor resources at a small sacrifice of system performance.
D. Aggregate Scheduling
The moving-average load for aggregate scheduling is shown in Figure 5b . It is clear that the scheduler responds aggressively for performance increases in subsystems 1 and 2. However, the scheduler is not able to respond well to performance increases in subsystem 3, due to the fact that all three update periods are adjusted proportionally, together. The scheduler also reaches a peak load of 0.3 in several instances.
The RMS performance is 0.284 or a 3% increase over the static scheduling result. On the other hand, the processor load averaged 0.76 representing a 75% reduction from the static scheduling result. This shows that significant processor load reduction is achievable with little impact on overall system performance.
VII. Conclusion
This paper has demonstrated the ability to perform task scheduling based on the state of the system, specifically system performance as measured by RMS tracking error. Two scheduling algorithms were discussed. The first algorithm is based on direct modification of the update rate of decoupled tasks. The second algorithm used an optimal approach to scheduling of coupled tasks. Both scheduling algorithms we're able to reduce processor load with minimal impact to the system performance. The aggregate scheduler performed a little worse than did the decoupled scheduler due to the conservative formulation of the constraints. Both scheduling algorithms demonstrated reduction of processor load while respecting stability boundaries of the system. There are some interesting problem areas that open to further investigation. Of immediate interest is the augmentation of the current aggregate scheduler in order to reduce the conservativeness of the schedules produced. Also, of considerable importance are system stability and performance guarantees for the augmented, 3-tuple system: plant, control application, and scheduler. In addition to stability, the formulation of a scheduler based on state has the potential to implement graceful degradation in the face of component failure.
Simplifying assumptions have been made about the scheduler not contributing to the load; further investigation is required to understand the costs of running the scheduler. Also, the approach of solving an optimization for each scheduling interval is a costly endeavor. There are potentially incremental algorithms to compute successive schedules that converge to an optimal schedule over time. There is also an opportunity to explore other performance measures based on state, and to understand the classes of tasks that can be described by the P function.
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